Example RunThe following example has been created to illustrate the use of the DRC engine. The file, unit_die_drc_example.gds [92KB] has several violations intentionally introduced into it.  | 
![]()  | 
|   The first error is a RDL trace (line) on the left side that is too narrow. It should be at least 19 um wide and it is only 14 um wide.  | 
![]()  | 
|
|   The second error is a spacing violation between two conductor traces near the right side on the RDL (2:0) layer. The spacing is about 15 but the minimum required spacing is 19 um.  | 
![]()  | 
|
|   The third error is an enclosure violation near the right side. The RDL layer (2:0) should enclose the UBM layer (3:0) by 5 um. One can see that the RDL pad has been shaved and no longer encloses the UBM pad.  | 
![]()  | 
|
|   The fourth error is an enclosure/spacing violation in the upper right corner. The small pads on the CHE layer (6:0) must be either outside the RDL layer by 8 um or enclosed by the RDL layer by 8 um. Several of the round pads are too close.  | 
![]()  | 
|
Preparing the Rule DeckA rule deck must be prepared that points to the file to be processed, the rules and parameters. The rule deck is shown below: [UNITS] um [END_UNITS] [RULE] TYPE= SPACING NAME=RDL MIN SPACING LAYER= 2:0 PARAMETER=19.000 [END_RULE] [RULE] TYPE=ENCLOSURE NAME=RDL ENCLOSING UBM PARENT_LAYER=2:0 CHILD_LAYER=3:0 PARAMETER=5.000 [END_RULE] [RULE] TYPE=MIN_LINE_WIDTH NAME=MIN LINE FOR RDL LAYER=2:0 PARAMETER=19.000 [END_RULE] [RULE] TYPE=SPACING_AND_ENCLOSURE NAME=CHE VS RDL PARENT_LAYER=2:0 CHILD_LAYER=6:0 S_PARAM=8.000 E_PARAM=8.000 [END_RULE] [RULE] TYPE=VIA1_OPENING NAME=VIA1 OPENING STATISTICS LAYER=1 [END_RULE] [RULE] TYPE=VIA2_OPENING NAME=VIA2 OPENING STATISTICS LAYER=4 [END_RULE] [RULE] TYPE=CAPTURE_PADSIZE NAME=RDL CAPTURE VIA2 PADSIZE PARENT_LAYER=2:0 CHILD_LAYER=4 [END_RULE] The DRC Engine Command LineNow we run the DRC from the command line. 
c:\wcad\DRCEngine\drcengine.exe     drc engine
    unit_die_drc_example.gds        input file
	  
       =                            find top structure automatically
	  
        unit_die_drc.drc            rule deck
		
            report.txt              report file
 | 
Console Display
LIGHTWEIGHT DRC TOOL v1.10 rcs 1.135 (2015/06/04)
(C) 2015 Artwork Conversion Software, Inc.  (831) 426-6163
info@artwork.com, www.artwork.com
Command Line Arguments:
c:\wcad\drcengine\drcengine.exe D:\cad_data\flip_chip_wafer\drc\unit_die_drc_example.gds 
= D:\cad_data\flip_chip_wafer\drc\unit_die_drc.drc 
D:\cad_data\flip_chip_wafer\drc\report.txt
[1/7]   Running Spacing DRC
        Layer(s): 2:0-2:0
        Rule: 19.000 um
Generating a report ...
[2/7]   Running Enclosure DRC
        Parent Layer(s): 2:0-2:0
        Child Layer(s): 3:0-3:0
        Rule: 5.000 um
Generating a report ...
[3/7]   Running Minimum Line Width DRC
        Layer(s): 2:0-2:0
        Rule: 19.000 um
Generating a report ...
[4/7]   Running Spacing and Enclosure DRC
        Parent Layer(s): 2:0-2:0
        Child Layer(s): 6:0-6:0
        Spacing Rule: 8.000 um
        Enclosure Rule: 8.000 um
Generating a report ...
[5/7]   Running VIA1 Opening DRC
        Layer(s): 1-1
[6/7]   Running VIA2 Opening DRC
        Layer(s): 4-4
[7/7]   Running Capture Padsize DRC
        Parent Layer(s): 2:0-2:0
        Child Layer(s): 4-4
 | 
Error File
Date: 3/24/2016   9:12:43
DRC Tool Version: v1.11 rcs 1.135
Input File: D:\cad_data\flip_chip_wafer\drc\unit_die_drc_example.gds
Structure: =
Unit: um
--------------------------------------------
[DRC #1] RDL MIN SPACING
Type: Spacing DRC
Layers: 2:0-2:0
Spacing Rule: 19.000 um
Number of Errors: 1
Errors:
    Xcoord     Ycoord   Measured
   613.866   -234.004     11.992
--------------------------------------------
[DRC #2] RDL ENCLOSING UBM
Type: Enclosure DRC
Parent Layers: 2:0-2:0
Enclosed Layers: 3:0-3:0
Enclosure Rule: 5.000 um
Number of Errors: 1
Errors:
    Xcoord     Ycoord   Measured
   312.500      0.000     -1.000
--------------------------------------------
[DRC #3] MIN LINE FOR RDL
Type: Minimum Line Width DRC
Layers: 2:0-2:0
Minimum Line Width Rule: 19.000 um
Number of Errors: 1
Errors:
    Xcoord     Ycoord   Measured
 -1391.816   -200.000     13.999
--------------------------------------------
[DRC #4] CHE VS RDL
Type: Spacing and Enclosure DRC
Parent Layers: 2:0-2:0
Enclosed Layers: 6:0-6:0
Spacing Rule: 8.000 um
Enclosure Rule: 8.000 um
Number of Errors: 3
Errors:
    Xcoord     Ycoord   Measured
  -587.664   1102.883      4.671
  -702.442    849.475      5.215
 -1111.427   1137.856      7.906
--------------------------------------------
[DRC #5] VIA1 OPENING STATISTICS
Type: VIA1 Opening DRC
Layers: 1-1
Number of Openings: 48
Minimum Opening Size: 19.890 um
Minimum Pitch: 50.000 um
Minimum Size Openings:
    Xcoord     Ycoord   Measured
 -1415.000      0.000     19.890
 -1400.000    595.000     19.890
 -1400.000    800.000     19.890
.
.
.
Minimum Pitch:
    Xcoord     Ycoord   Measured
 -1405.000   -225.000     50.000
 -1405.000   -175.000     50.000
  1405.000   -225.000     50.000
  1405.000   -175.000     50.000
--------------------------------------------
[DRC #6] VIA2 OPENING STATISTICS
Type: VIA2 Opening DRC
Layers: 4-4
Number of Openings: 49
Maximum Opening Size: 205.000 um
Maximum Opening Area: 32794.665 um^2
NO ERRORS FOUND
--------------------------------------------
[DRC #7] RDL CAPTURE VIA2 PADSIZE
Type: Capture Padsize DRC
Capture Pad Layers: 2:0-2:0
Via Layers: 4-4
Number of non-truncated pads: 49
Capture Padsize:
    Xcoord     Ycoord   Measured
   400.000      0.000    216.350
  -800.000  -1200.000    223.982
  -800.000   1200.000    223.982
.
.
.
--------------------------------------------
 | 
More Information | ||
| Rule Deck | Output Syntax | Example | 
| Program Operation | Download | Revision History | Price |