The input to NETEX consists of: a GDSII chip design, a technology file describing the layer stackup (i.e. the layer order, and whether the layer is a conductor or a via, thickness, etc...) and a configuration file which tells NETEX which nets to pull out of the input.

gdsii file has a structure hierarchy and multiple layers representing process masks.

the technology and config files control NETEX's behavior.